Product Information

Complete downloadable Solutions Manual for Chip Design for Submicron VLSI CMOS Layout and Simulation 1st Edition by John Uyemura. INSTRUCTOR RESOURCE INFORMATION
TITLE: Chip Design for Submicron VLSI CMOS Layout and Simulation
RESOURCE:Solutions Manual
EDITION: 1st Edition
AUTHOR: John Uyemura
PUBLISHER: Cengage Learning

Table of content

Chapter 1. Installing the Microwind Software
Chapter 2. Views of a Chip
Chapter 3. CMOS Technology
Chapter 4. Using a Layout Editor
Chapter 5. CMOS Design Rules
Chapter 6. MOSFETs
Chapter 7. MOSFET Modeling with SPICE
Chapter 8. CMOS Logic Gates
Chapter 9. Standard Cell Design
Chapter 10. Storage Elements
Chapter 11. Dynamic Logic Circuits
Chapter 12. Interconnects
Chapter 13. System Layout
Chapter 14. SOI Technology
Chapter 15. Digital System Design 1
Chapter 16. Digital System Design 2
Chapter 17. Capacitors and Inductors
Chapter 18. Analog CMOS Circuits Appendices

Loader Loading...
EAD Logo Taking too long?

Reload Reload document
| Open Open in new tab